Abstract-Photovoltaic energy conversion has been on the spotlight of scientific research for several years. Special attention was paid to the grid-connected inverters that do not feature an insulation transformer (transformerless topologies). In this framework, Neutral Point Clamped inverters have gained interest due to the low ground leakage current. Recently, the research has been focused on high-efficiency MOSFET-based topologies. In this paper an Active-NPC topology is equipped with 650V ROHM SiC devices. A new modulation strategy that allows to exploit the characteristics of Sic MOSFETs, is proposed. It permits to obtain very high efficiency due to the parallel operation of the devices during the freewheeling phases of the inverter output current. Simulation and experimental results show the benefits of this choice.
I. INTRODUCTION
In the last years, in the energy mix of several countries an increment of energy produced from renewable resources was registered. Between them the photovoltaic (PV) represents one of the more mature technologies. One of the major characteristics that favours PV respect to other renewable resources is the feature to be employed in low power plants, easily integrated in urban ambient and directly connected to the low voltage mains. For sustaining the widespread diffusion of PV plants many types of single-phase PV inverters were developed, both in industry and in academia [1] - [5] . Transformerless inverters are those that can achieve the highest efficiency levels, but their used in grid-connected systems is not straightforward.
In fact, due to the absence of a galvanic isolation, undesired phenomena, such as ground leakage currents, can arise in transformerless implants [6] . Different architectures of inverters that address this issue were presented in literature; therefore transformerless inverters can be subdivided in two major families: full-bridge based and half-bridged based topologies [7] . The latter have the disadvantage of needing twice the value of the DC source voltage respect to the full-bridge based family, but, on the other hand, may achieve better performance in terms of ground leakage current rejection. Neutral Point Clamped converter (NPC) is part of the half-bridged based family, it was first proposed in [8] for three-phase systems, but has been largely studied also for PV single-phase transformerless applications.
The structure of a single-phase NPC is reported in Fig.  1a . It relays on 4 switches and 2 diodes, synthesizing a three-level output voltage waveform. In [9] the diodes were substituted by power switches, realizing the so-called Active Neutral Point Clamped converter ANPC (Fig. 1b) . Threelevel ANPC claims better loss distribution and equal stress across the devices in comparison to conventional three-level NPC. Several PWM patterns and architectural variations were proposed for ANPCs. In [10] an auxiliary circuit was added to the NPC structure to achieve soft switching commutation. In [11] was proposed a modulation technique for doubling the apparent switching frequency of the converter output voltage. A feedback controlled loss balancing system has been proposed for ANPC in [12] . In this case an online estimation of the devices' junction temperature was used to select the appropriate switching technique for reducing the switching stress of the hottest devices.
Moreover, in [13] was introduced the concept of Stacked Neutral Point Clamped Converter (SNPC), in which an additional branch, constituted by two anti-series devices, is inserted between the converter output and the mid-point of the DC source (Fig. 2a) . The concept was enhanced in [14] , enabling a better loss distribution by substituting Diodes with power switches (ASNPC) (Fig. 2b) . In [15] a high-efficiency 3 levels SNPC, using hybrid CoolMos and IGBT power module, was proposed and applied to grid-tied PV nonisolated applications.
However, all the solutions proposed were limited to the use of Si devices, and were optimized for IGBTs as well as for MOSFETs. In the latter case the modulations were studied to avoid the conduction of the antiparallel MOSFET body diodes, therefore the active rectification capabilities of the MOSFETs was not yet exploited.
In this work a different approach will be pursued and a highly power efficient modulation is proposed. In order to take advantage of the low conduction losses and resistive on-state characteristic of the MOSFETs, the parallel conduction of the MOSFETs will be used during the freewheeling phases of the output current. This can be achieved employing SiC instead of Si devices, because the reverse recovery time of the antiparallel diode is much shorter than the Si counterpart. In this way, the conduction of the current in the MOSFEF antiparallel diodes during the dead time intervals of the modulation is feasible.
II. STATE OF THE ART AND PROPOSED HIGH-EFFICIENT PWM STRATEGY
The classical NPC converter structure is reported in Fig.  1a . The DC Link is formed by two series capacitors that share equal voltage, with V DC = V C1 + V C2 . The neutral wire of the grid is connected to the mid-point of the DC voltage source, whereas the phase wire is connected to the filter inductor. It presents only three commutation states: P, 0 and N in Table  I . Switches S 1 and S 2 commutate complementary to S 1C and S 2C respectively; in case of a grid-tied application the synthesized converter output voltage v out is a sinusoid at the same frequency of the grid voltage (v out = V M sin(ωt)). In the positive half-wave of v out , S 2 is always ON whereas S 1 and S 1C commutate at high frequency (switching frequency f sw ). On the contrary, when v out is negative S 1C is ON and S 2 and S 2C commutate complementary at f sw . Therefore, when S 1 , S 2 are ON the load is directly connected to the DC source and v out is equal to V DC /2 (state P). In the same way, during state N, S 1 , S 2 are turned ON and v out = −V DC /2. In 0 state both the inner switches, S 2 and S 1C , are ON and the load current (grid current) can pass through two different paths depending on its sign: positive grid current passes through D 1 and S 2 , while the negative grid current passes through D 2 and S 1C .
Using this modulation technique, for each device the average switching frequency over a v out period (f av ) is equal to f sw /2, while the apparent switching frequency of the output voltage f ap = f sw .
The power loss distribution among the devices is highly unbalanced and strongly dependent on the operating point and on the PWM strategy adopted [11] . For low values of the PWM duty cycle the most stressed devices are the inner switches and diodes, while for high value of the duty cycle the outer switches (S 1 , S 2C ) present the highest conduction losses. The unequal distribution of the power losses among the devices is the main drawback of NPC topology, and its effects are particularly severe in case of medium and high power applications. ANPC converter was proposed to overcome this issue. Using power switches instead of Diodes, it is possible to obtain more than one zero states, thus the redundancy can be exploited to distribute losses more evenly among the devices.
Several PWM techniques were proposed for ANPC in [11] . Among them, an interesting solution permits to double the apparent switching frequency of the converter output voltage (f ap = 2f sw ). The modulation is taken in this paper as a term of comparison to evaluate the performances of the proposed high-efficient PWM pattern. Employing the technique in [11] the switches S 2 and S 2C in Fig. 1b Apparently the devices' average switching frequency is higher than in the previous case. Nevertheless, since some commutations happen in ZVS or ZCS conditions, f av can be considered equal to f sw /2 even in this case [14] .
The same modulation can be used for SNPC and ASNPC converters. In such cases, due to the presence of 2 additional devices respect to ANPC, more converter states and configurations are possible. In [15] a solution, specific designed for PV grid-tied applications, was proposed. It employs CoolMOSs and IGBTs, the architecture is modified respect to a traditional SNPC in order to avoid the conduction of the IGBTs antiparallel body diode. Only IGBTs without body diode are used, thus 4 external diodes are added, respect to the case of Fig. 1a , for guaranteeing the load current free-wheeling paths; moreover CoolMOSs are employed for the outer devices, S 1 and S 3C in Fig. 3 , in order to achieve higher efficiency at low value of the delivered output power.
During 0 state the output current is divided into two parallel Fig. 3 . Topology proposed in [15] . paths, each constituted by a diode in series to an IGBT, thus reducing the conduction losses. This basic concept is the same adopted in this work, but the reduction of power losses is further improved by means the simplification of the converter structure and the employ of SiC MOSFETs.
The use of MOSFETs is particularly appealing for PV applications, since the converter efficiency is evaluated, not only at the nominal converter power, but over a wide range of different load conditions. In fact, the production of energy from renewable sources is expected to be highly variable and it is preferred to employ weighted efficiency indexes, such as CEC Efficiency and EU Efficiency, that evaluate the performance of the converter at different percentage of its nominal power. In this context, the employ of MOSFEFs instead of IGBTs permits to achieve high efficiency even at low output power levels, thus improving the converter performance.
Nevertheless, due to the poor performances of MOSFETs body diode, the solutions proposed in literature adopt techniques to avoid the conduction of MOSFETs body diode, adding devices and complexity to the converter structure.
The use of SiC MOSFET can overcome this issue. The performance of SiC MOSFET body diode are much better, in particular regarding reverse recovery issue, if compared with Si counterpart. The modulation proposed in this paper relies on a full-SiC MOSFET ANPC structure to achieve high converter efficiency and higher European efficiency respect to the solutions so far proposed for ANPC converters.
The ANPC full-SiC MOSFET converter is presented in Fig.  4 along with the driving signals of the power devices.
According to the driving signals, the possible operating states of the converter are four and are depicted in Fig. 5 . During the positive half-wave of the desired output voltage, when S 1 and S 3 are ON, the converter feeds positive voltage to the output (active-state), state P in Fig. 5 . The current flows through two devices in series. S 4 is ON, it is not conducting current, but it causes that the drain source voltage (v ds ) that S 5 and S 6 have to withstand is V DC /2. When S 1 switchesoff, S 5 and S 2 switch-on simultaneously, thus the current is divided in two paths in parallel: S 2 -S 3 , and S 4 -S 5 (state 0 + in Fig. 5 ). The voltage at the output of the converter is 0 (zerostate). Similarly, when the converter feeds negative voltage S 5 and S 6 are ON (state N ). Since S 2 is also ON, the v ds voltages for S 1 and S 3 are equal to V DC /2. When S 6 is switched off the whole H-bridge composed by S 2 -S 3 -S 4 -S 5 acts as a conduction path (state 0 − ). As MOSFETs exhibit good current sharing capability, this method can ensure low conduction losses. 
The fact that three devices are commutated during a switching period does not imply an increase of switching losses. As a matter of fact two devices are kept ON during the whole grid voltage half-period (e.g. S 3 and S 4 during the positive half-wave of the output voltage), while the other two (S 2 and S 5 under the same hypothesis) are gated in a ZVS condition. Therefore this PWM strategy theoretically implies very low switching losses (f av = f sw /2) and low conduction losses as well. As in all NPC derived structures, the drawback resides in the fact that the DC Link voltage must be greater than twice the grid voltage peak. As a consequence, quite high switching frequencies or bulky output filter inductors must be employed to limit the output current ripple respect to the case of a full-bridge based PV inverter. Again, the use of SiC MOSFETs for this architecture allows to operate at high Moreover, it is important to note that the maximum voltage across the devices during converter operation is V DC /2; therefore 650V Sic MOSFETs can be used, since a minimum of 700V for the DC-link voltage is required for injecting current into the grid. In particular, for the converter prototype SCT2120AF by Rohm were employed.
The characteristics of the proposed modulation technique and the Full-SiC-MOSFET converter are resumed in TABLE II, along with the converters taken as term of comparison in this work.
III. THEORETICAL POWER LOSSES ANALYSIS
Since the efficiency of PV transformerless inverters is normally compared by using weighted efficiency concepts, such as CEC Efficiency and EU Efficiency, it is critical to evaluate power semiconductor device losses at different load conditions rather than at nominal load condition when evaluating the efficiency of PV inverters.
The device power losses can be divided in conduction and switching losses. The voltage drop across the device during a conduction stage can be expressed as in (1) [4] :
where v ds is the MOSFET drain-source voltage drop, R ds is the MOSFET drain-source on resistance, v ce is the IGBT collector-emitter voltage drop, V t is the IGBT equivalent voltage drop under zero current condition, R ce is the IGBT on resistance, v ak is the diode anode-cathode voltage drop, V f is the diode equivalent voltage drop under zero current condition, R ak is diode on resistance, and i(t) is the current through the device.
Considering the only positive half-wave of the desired output voltage, when the inverter is supplying a positive voltage, active-state, the power losses over a single device are given by (2) , where i(t) = I m sin(ωt) , with I m as the peak of the inverter output current and ω its angular frequency. D active is the duty ratio for the active stage. For a grid-connected inverter the duty ratio for active state and zero-state can be expressed as (3) , where M has a value comprised between 0 and 1 and the phase-shift between the output current and the modulation signal is not taken into account. Combining (2) with (3) and (1), the conduction losses for a single device during the active state can be expressed as (4) for both MOSFET and IGBT case.
Conversely, the conduction power loss for a single device during zero-state is given in (5), where i zero (t) is used to indicate the current flowing through the device. i zero (t) is used as term of generality since, according to the adopted modulation strategy, i zero (t) can be equal to i(t) or i(t)/2. Finally, in (6) the zero-state conduction losses are given for MOSFET, IGBT and Diode cases.
(4)
For the switching losses, data sheets usually report the turn-on/turn-off energy losses of the devices, measured under precise test conditions at different junction temperatures and for given values of the switching voltage and current (V test , I test ). In particular, for MOSFET devices, the main loss source for switching transitions is the capacitive turnon energy loss (E oss ) resulting from the discharge of the junction capacitor C oss of MOSFETs, which is dependent on the switched drain-source voltage across the device before the switch-on transition. Normally, this capacitive turn-on energy dissipation can be obtained from the device data sheet, as well. Moreover, it is important to note that, in case of the converters under exam, the switching voltage to consider for the calculation is V DC /2, since the commutations happen with half of the DC-link voltage. Therefore, the switching losses for a single device during a period of v out can be expressed as in (7), considering E on and E of f from the data sheets, and normalizing them respect to the switching conditions considered for the measures.
In the outer devices of the ANPC/NPC structure additional switching losses are caused by the reverse recovery current of the inner diodes. The extra turn-on energy loss can be expresses as in (8) , where the t a , t b and I rr are defined in Fig. 6 , and I L is the switched load current. Considering a sinusoidal current, the extra power losses for one outer device over a grid period are given in (9) .
Conversely, the switch-off losses for the diode can be expressed as in (10) , whereas the turn-on losses are neglected. 
A. Power Losses in NPC
During the active states two IGBTs in series conduct the current, whereas the current passes through one diode an one IGBT during zero states (I m zero =I m in (6)). The outer switches S 1 , S 3C commutate in hard switching conditions, moreover when they turn-on, additional losses, due to the reverse recovery current of D 1 and D 2 , respectively, are present. The switch-on losses of the diodes at the beginning of a zero state are not taken into account, but the turn-off losses during a passage between zero and active states have to be considered. Furthermore, the switching losses at low frequency of the inner IGBTs are neglected. For all these considerations the total power losses over a grid voltage period are given in (11) P con act = 2(2P con act (IGBT )) P con zero = 2(P con zero (Diode) + P con zero (IGBT ))
B. Power Losses in ANPC
With the modulation strategy proposed in [11] , during a switching period, 2 active states and 2 zero states are present. Considering the positive half-wave of the desired output voltage, the succession of states 0 + 1 , P , 0 + 2 , P is repeated at the switching frequency. The zero-states differ because the path for the output current is different, but in both cases one IGBT and one IGBT antiparallel diode are conducting. During state P two IGBTs in series are ON, therefore the total conduction losses are equal to the previous case of NPC converter.
Analysing the switching losses, it is possible to note that during a transition from 0 + 1 to P , the reverse recovery losses of the antiparallel diode of S 1C are added to the switch-on losses of S 1 (Fig. 1b) , whereas S 3 turn-on under ZCS condition. When the transition from P to 0 + 2 happens, S 2 commutates in hard switching, while S 2C in ZVS as its antiparallel diode turns on before the device is gated. In the subsequent passage from 0 + 2 to P , in the calculation of the switch-on losses of S 2 , the reverse recovery of the antiparallel diode of S 2C must be considered. Eventually, in the commutation between P and 0 + 1 only the switch-off losses of S 1 are taken into account since the turn-on of S 1C antiparallel diode is considered ideal. Therefore, it is possible to state that the total switching losses are doubled respect to the case of NPC converter. Nevertheless, the apparent switching frequency of the output voltage is twice the previous case, and the losses are evenly distributed among all devices. The final formula resuming all the power losses is given in (12) . P con act = 2(2P con act (IGBT )) P con zero = 2(P con zero (Diode) + P con zero (IGBT ))
C. Power Losses in SNPC
For the converter proposed in [15] , during active states two devices, a CoolMos and an IGBT are ON. For the zero state the current is divided in two parallel path, each constituted by a diode and an IGBT; therefore in (5), i zero (t) is equal to i(t)/2.
For the switching losses, particular attention is paid to the reverse recovery behaviour of the diodes. In this case, during a transition from zero to active states, two diodes switch-off instead of the only one of the previous cases. Nevertheless, it has to be considered that the reverse recovery current amplitude (I rr ) depends on the amplitude of the current that is passing through the device before the switching transition; since each device conduces half of the total load current, it is possible to approximate the switching losses related to the diodes' commutations as equal to the previous cases. Furthermore, considering the presence of a CoolMos as outer device, the total losses are given in (13) P con act = 2(P con act (IGBT ) + P con act (M OS)) P con zero = 2 × 2(P con z (Diode) + P con z (IGBT ))
D. Power Losses with the Proposed Modulation
During the active states two devices are ON, as before. During the zero-state the devices S 2 , S 3 , S 4 , S 5 are ON, the current is equally divided in two parallel paths: through the series S 2 -S 3 , and the series S 4 -S 5 (I m zero = I m /2). Therefore, it is possible to account the conduction power losses as the current would flow through a single device with onstate resistance equal to R ds . Furthermore, as a dead time is inserted in the commutation signals, there is a short interval in which the current is flowing through the MOSFET antiparallel diode, causing additional losses. Considering a dead time t dt of 250ns the additional losses for an half-wave of the grid voltage are expressed in (14) .
For the switching losses, considerations similar to the SNPC converter are stated. The main difference in this case resides in the use of SiC devices, that have a less marked reverse recovery behaviour respect to traditional Si devices; therefore the total switching losses are expected to be very low.
The total losses are resumed in (15) .
IV. SIMULATION RESULTS
The proposed high-efficient modulation was tested in Simulink/Matlab environment with the PLECS toolbox. The simulation circuit reflects the schematic of Fig. 4a , with L f = 1mH, the equivalent capacitance of one half of the DC Link C = 2mF , and considering 800V the total DC Link voltage.
The control of the converter is shown in Fig. 7 , where a simple Proportional-Integral (PI) regulator is used to control the injected grid current. The grid voltage is added after the regulator as a feed-forward term. The balancing of the DC Link capacitor is realized with a PI regulator that control the DC component of the grid current. If the injected grid current has no DC component and the capacitors voltage are balanced, the power drawn by each capacitor is equal. As a consequence, the control of the DC component of the grid current intrinsically ensures that zero DC current is injected into the grid. This aspect is of paramount importance, because the DC current injection from grid-connected converters must respect the limits imposed by international regulations. Fig. 8 shows the grid voltage and current when 3 kW of active power is delivered to the grid, with a switching frequency f sw = 40kHz.
The total losses of a full-SiC-MOSFET converter, that features the proposed modulation strategy, are calculated according to the formulas in Section III, at different values of the delivered output power and switching frequency equals to 40kHz. The power losses were evaluated considering the parameters of TABLE III and compared with those of NPC, ANPC and SNPC converters.
Moreover, in order to highlight the advantages of employing MOSFETs instead of IGBTs, the power losses with the proposed modulation in case of an ANPC converter adopting IGBTs as the main switches, are calculated as well. For the SNPC topology CoolMos IPW60R045CP and soft switching Diodes FFP30S60S were considered, as indicated in [15] . For the IGBTs, STGW35HF60WDB by ST was adopted, and the performance of its antiparallel body diode was also used for the single Diodes of the NPC structure. As SiC MOSFET, 650V SCT2120AF by Rohm were employed.
In Fig. 9 the power losses for the converters in exam are calculated at different percentage of the nominal converter power 3 kW. In particular, it can be observed that the fullSiC MOSFET ANPC converter with the proposed modulation strategy exhibits the highest efficiency at 10, 30, 50 per cent of the nominal power, due to the better performance of MOSFETs at light loads. At full power the SNPC presents the lowest losses, thanks to the very low on-state resistance of CoolMos. Nevertheless, the performance of the proposed modulation remains higher than those of the other converters, but the benefits in employing MOSFETs instead of IGBTs are less perceptible. Thus because at 3 kW the performances of the chosen IGBT are similar to them of the SCT2120AF SiC MOSFET. Moreover, the zero-state conduction losses, thanks to the proposed modulation technique that enables the parallel operation of the MOSFETs, are the less significant in any case. Further benefits to the efficiency can be expected when the converter operates under non-unity power factor conditions. The switching losses are very low as expected employing SiC devices, thus it can be stated that the total efficiency of the converter will not be highly dependent on the switching frequency in the range of considered switching frequencies (10 − 40kHz).
The ratio between the conduction active-state and zero-state losses depends on the ratio between the DC Link voltage and the grid, since, for a given value of desired output current, the duration of the freewheeling state (zero-state) is greater if the DC source voltage is higher.
The calculated European efficiency and CEC efficiency for the converter in exam are reported in TABLE IVAs can be seen the full-SiC MOSFET ANPC with the proposed modulation exhibits the higher efficiencies thanks to the better performances at low values of the delivered output power.
V. EXPERIMENTAL RESULTS
The experimental test were performed with a prototype converter based on the Freescale MCU MC56F8323. The converter generates from the DC Link the power supplies needed for the logic and the gate driver circuits. The DC source was constituted by a DC Power supply that provides 700V with up to 2 kW of continuous power, therefore the performance of the proposed modulation were not tested for values above 2 kW of the converter output power. The converter output was connected to an isolation transformer with 230V rms voltage and fundamental frequency 50Hz at the point of connection. Fig. 10 shows the output current and voltage in case of unity power factor (PF) and 2 kW of delivered output power for two different values of the switching frequency. Fig. 11 shows the same waveforms in case of 1.5 kW of output power. In both the figures it is evident as, at the increasing of the switching frequency, the injected grid current presents a lower THD.
The efficiency measures were realized with the power analyser N4L PPA5530, measuring the DC input power and the output power after the filter inductor. The losses of the transformer are not included in the measures. The power losses due to the flyback converter (about 1% of the nominal converter power in the non-optimized laboratory prototype), that generates the power supply for the logic and the gate driver circuits, were removed from the measured input power. The performance of the converter with SiC Devices was evaluated for switching frequency equals to 10, 20 and 40 kHz and at different temperatures of the heat sink (25, 50, 75, 100 Celsius degrees).
Respect to the results of the theoretical analysis in Fig. 9 , in this case the losses on the converter output filter are included in the measures. Furthermore the maximum converter output power was considered equal to 2 kW as the equipment does not allowed to go over to that value.
VI. CONCLUSION
In this paper a high efficient modulation for an Active NPC inverter was proposed. The converter was equipped with 650V ROHM SiC MOSFETs. The modulation allows to reduce conduction power losses thanks to the parallel operation of the MOSFETs during the free-wheeling phases of the output current. A theoretical analysis of the power losses for different percentages of the nominal output power of the converter was presented in order to evaluate the European efficiency. Moreover a performance comparison with NPC, ANPC, SNPC inverters was performed. For evaluating the actual advantages in using SiC MOSFETs, a comparison with the performance obtained by the same modulation driving ANPC that employs STGW35HF60WDB IGBTs by ST was provided as well. The proposed modulation was proven expressing the greatest benefits if adopted to drive MOSFETs. Furthermore, it is worth to be noted that the considered SiC MOSFETs maintain better performance respect to IGBTs even at high frequencies and temperatures, even though they are in TO220 package and not in TO247 as the IGBTs considered. Therefore, better performances are achieved considering smaller size devices, thus increasing the power density of the converter. If it is also considered that even the output filter size can be reduced thanks to the low switching losses of SiC devices, the advantages in employing the proposed modulation with a full SiC-MOSFET ANPC converter appear evident.
